



# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Allows (\*\*MMISSI (NEK + F PATENTS AND TRADEMARKS Washington, Def. 2024) www.osphorov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION NO
10 050,394	01 16 2002	Michael Fliesler	F0466	6188
75	90 01 24 2003			
Himanshu S. Amin Amin & Turocy, LLP 24th Floor, National City Center			EXAMINER	
			DICKEY, THOMAS L	
1900 E. 9th Street Cleveland, OH 44114			ART UNIT	PAPER NUMBER
			2826	7
			DATE MAILED: 01-24-2003	+

Please find below and/or attached an Office communication concerning this application or proceeding.

		- tr
	Application No.	Applicant(s)
	10/050.394	FLIESLER ET AL
Office Action Summary	Examiner	Art Unit
	Thomas L Dickey	2826
The MAILING DATE of this communic Period for Reply	cation appears on the cover sheet v	vith the correspondence address
A SHORTENED STATUTORY PERIOD FO THE MAILING DATE OF THIS COMMUNIC - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this commu- lif the period for reply specified above is less than thirty (30) - If '10 period for reply is specified above, the maximum state - Failure to reply within the set or extended period for reply volume. Any reply received by the Office later than three months aft earned patent term adjustment. See 37 CFR 1 704(b)	CATION. of 37 CFR 1.136(a)—In no event, however, may a unication. ) days, a reply within the statutory minimum of the utory period will apply and will expire SIX (6) MC will, by statute, cause the application to become A	reply be timely filed irty (30) days vall be considered timely NTHS from the mailing date of this communication BANDONED (35 U.S.C. § 133)
1) Responsive to communication(s) file	ed on <u>10 December 2002</u> .	
2a) This action is <b>FINAL</b> .	$\mathbb{R}^{(2)}$ This action is non-final.	
3) Since this application is in condition closed in accordance with the practi	for allowance except for formal mace under <i>Ex parte Quayle</i> , 1935 C	atters, prosecution as to the merits is .D. 11, 453 O.G. 213.
Disposition of Claims		
4) Claim(s) <u>1-24</u> is/are pending in the a		
4a) Of the above claim(s) 9-24 is/are	withdrawn from consideration.	
5) Claim(s) is/are allowed.		
6)⊡ Claim(s) <u>1-8</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restrict Application Papers	tion and/or election requirement.	
9) The specification is objected to by the		
10) The drawing(s) filed on 16 January 20		
Applicant may not request that any obje		
11)☐ The proposed drawing correction filed		disapproved by the Examiner.
If approved, corrected drawings are req		
12) The oath or declaration is objected to	by the Examiner.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim	for foreign priority under 35 U.S.C	, § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
	documents have been received.	
<del></del>	documents have been received in	
3. Copies of the certified copies of application from the Internation  * See the attached detailed Office action	of the priority documents have bee ational Bureau (PCT Rule 17.2(a)) n for a list of the certified copies no	
14) Acknowledgment is made of a claim fo	or domestic priority under 35 U.S.C	. § 119(e) (to a provisional application)
<ul><li>a) ☐ The translation of the foreign land</li><li>15) ☐ Acknowledgment is made of a claim for</li></ul>	guage provisional application has or domestic priority under 35 U.S.C	been received. C. §§ 120 and/or 121.
Attachment(s)		

S Patent and Trademark 0# (# PTO-326 (Rev. 04-01)

Notice of References Cited (PTO-892)
 Notice of Draftsperson's Patent Drawing Review (PTO-948)
 Notice of Draftsperson's Patent Drawing Review (PTO-948)
 Notice of Draftsperson's Patent Drawing Review (PTO-1449)



Art Unit: 2826

## **DETAILED ACTION**

#### Election/Restriction

1. Applicant's election of Group II, claims 1-8 in Paper No. 6 is acknowledged.

Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

## Oath/Declaration

2. The oath/declaration filed on 01/16/02 is acceptable.

## Drawings

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the power supply clamp diode of claim 5 must be shown or the feature(s) canceled from the claim(s).

No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.



Art Unit: 2826

## **Priority**

4. Applicants have made no claim for priority.

### Information Disclosure Statement

5. The Information Disclosure Statement filed on 02/26/02 has been considered.

# Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

**6.** Claim 3 is rejected under 35 U.S.C. 112. second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. In line 2, the term "2V" is undefined. For examining purposes it will be assumed applicant meant to say "Vcc + Vss [not 2V] <... where Vcc is the supply voltage and Vss is the floating supply voltage...."

# Claim Rejections - 35 USC § 103

**7.** The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:



Art Unit: 2826

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

**A.** Claims 1-4 and 7 rejected under 35 U.S.C. 103(a) as being unpatentable over THE ADMITTED PRIOR ART.

The admitted prior art discloses a system for protecting an integrated circuit from electrostatic discharge with a core region (DIE CORE): a pad (PAD) electrically coupled to the core region (DIE CORE) through an input device (THE INVERTER CONSISTING OF PMOS AND NMOS TRANSISTORS 16 AND 18), the input device having at least one CMOS device with a gate oxide layer; and at least one protection diode 12. 14 operable to provide a discharge path for electrostatic discharge due to a high voltage being applied to the pad. the at least one diode comprising a first diode 12 and a second diode 14 forming an input protection circuit adapted to protect the input device, and the input device being a CMOS inverter formed from the aforesaid PMOS an NMOS transistors. Note figure 1 of the instant application. The admitted prior art does not disclose that the at least one protection diode has a reverse breakdown voltage less than the breakdown voltage of the gate oxide layer. nor that the reverse breakdown voltage of the at least one diode is greater than the supply voltage Vcc. or greater Vcc + Vss. and less than the breakdown voltage of the gate oxide layer.



Art Unit: 2826

However, one having skill in the art would have understood that Bvr must be less than Bvox because the ESD circuit is triggered by voltage spikes greater than Bvr. If the gate oxide were to break down before the ESD triggered, the ESD would never trigger, because the harmful voltage spike would be discharged through the gate oxide, and down the drain of the MOSFET to ground. One having skill in the art would understand that such an event would also destroy the device the ESD is meant to protect. One having skill in the art would also have understood that if Bvr were less than Vcc the ESD device would trigger while the input was at zero volts so that the ESD would interfere with ordinary operation of the device it is intended to protect. One having skill in the art would further understand that in a CMOS circuit with a floating supply voltage Vss. the normal lower limit for input voltage is below zero volts and is in fact -Vss. For this reason one having skill in the art would understand that Bvr must be greater than the normal swing of voltage between Vcc and the input voltage, said voltage swing being Vcc minus (-Vss), in other words. Vcc + Vss. Therefore, it would have been obvious to a person having skill in the art to set the Bvr of the at least one diode of the admitted prior to the claimed range of values in order to assure proper operation of the input device while still protecting the input device from electrostatic events.

**B.** Claims 5,6, and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art in view of ITO ET AL. (5.416.351).



Art Unit: 2826

The admitted prior art discloses a system for protecting an integrated circuit from electrostatic discharge with a core region (DIE CORE): a pad (PAD) electrically coupled to the core region (DIE CORE) through an input device (THE INVERTER CONSISTING OF PMOS AND NMOS TRANSISTORS 16 AND 18), the input device having at least one CMOS device with a gate oxide layer: and at least one protection diode 12, 14 operable to provide a discharge path for electrostatic discharge due to a high voltage being applied to the pad. Note figure 1 of the instant application. The admitted prior art does not disclose that the at least one protection diode has a reverse breakdown voltage less than the breakdown voltage of the gate oxide layer, nor that the at least one diode comprises a power supply clamp diode, the at least one diode comprising a heavily doped N++ region and a heavily doped P++ region. nor that the core region comprises a flash memory device.

However. Ito et al. discloses a system for protecting an integrated circuit from electrostatic discharge with at least one diode comprising a power supply clamp diode, the at least one diode comprising a heavily doped N region 202 and a heavily doped P region (PBASE), and a core region comprising a flash memory device. Note figure 27A and column 22 line 65 of Ito et al. Further, one having skill in the art would have understood that Bvr must be less than Bvox because the ESD circuit is triggered by voltage spikes greater than Bvr. If the gate oxide were to break down before the ESD triggered, the ESD would never trigger, because the harmful voltage



Art Unit: 2826

spike would be discharged through the gate oxide, and down the drain of the MOSFET to ground. One having skill in the art would understand that such an event would also destroy the device the ESD is meant to protect. Therefore, it would have been obvious to a person having skill in the art to augment the admitted prior art's system for protecting an integrated circuit from electrostatic discharge with the at least one diode comprising a power supply clamp diode, the at least one diode comprising a heavily doped N region and a heavily doped P region and core region comprising a flash memory device such as taught by Ito et al. in order to provide a compact ESD protection device (the clamp diode utilizing heavily doped "Zener" diodes being capable of shunting more current in a smaller space than an ordinary diode, as Ito et al. point out) to thus provide better ESD protection.

### Conclusion

**8.** Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 703-308-0980. The examiner can normally be reached on Mon-Thu 8-6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 703-308-0980. The examiner can normally be reached on Mon-Thu 8-6.



Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor. Nathan J. Flynn can be reached on (703) 308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

TLD 01/2003

cience to bone to in-